Novel Receiver Architecture for LTE-A Downlink Physical Control Format Indicator Channel with Diversity

<table>Internal architecture of MISO processing block (PB-1).</table>

VLSI Design

Figure 9: Novel Receiver Architecture for LTE-A Downlink Physical Control Format Indicator Channel with Diversity 