A Novel Scan Architecture for Low Power Scan-Based Testing

Figure 7

Driving path timing waveforms for existing gating architectures and the proposed gating scan cell.