Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2015 (2015), Article ID 312639, 16 pages
http://dx.doi.org/10.1155/2015/312639
Research Article

The Design of Low Noise Amplifiers in Deep Submicron CMOS Processes: A Convex Optimization Approach

1Department of Engineering, Loyola University Maryland, Baltimore, MD 21210, USA
2Department of Electrical Engineering, University of Texas at Tyler, Tyler, TX 75799, USA

Received 17 June 2015; Revised 21 August 2015; Accepted 30 August 2015

Academic Editor: Roc Berenguer

Copyright © 2015 David H. K. Hoe and Xiaoyu Jin. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, Cambridge, UK, 2nd edition, 2004.
  2. M. Hammes, C. Kranz, and D. Seippel, “Deep submicron CMOS technology enables system-on-chip for wireless communications ICs,” IEEE Communications Magazine, vol. 46, no. 9, pp. 154–161, 2008. View at Publisher · View at Google Scholar · View at Scopus
  3. A. A. Abidi, “RF CMOS comes of age,” IEEE Microwave Magazine, vol. 4, no. 4, pp. 47–60, 2003. View at Publisher · View at Google Scholar · View at Scopus
  4. T. H. Lee, “From oxymoron to mainstream: the evolution and future of RF CMOS,” in Proceedings of the IEEE International Workshop on Radio-Frequency Integration Technology (RFIT '07), pp. 1–6, IEEE, Singapore, December 2007. View at Publisher · View at Google Scholar
  5. H. S. Bennett, R. Brederlow, J. C. Costa et al., “Device and technology evolution for Si-based RF integrated circuits,” IEEE Transactions on Electron Devices, vol. 52, no. 7, pp. 1235–1258, 2005. View at Publisher · View at Google Scholar · View at Scopus
  6. P.-H. Bonnaud, M. Hammes, A. Hanke et al., “A Fully Integrated SoC for GSM/GPRS in 0.13 μm CMOS,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '06), pp. 1942–1951, IEEE, San Francisco, Calif, USA, February 2006. View at Publisher · View at Google Scholar
  7. A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, “Analog circuits in ultra-deep-submicron CMOS,” IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 132–143, 2005. View at Publisher · View at Google Scholar · View at Scopus
  8. A. van der Ziel, Noise in Solid State Devices and Circuits, John Wiley & Sons, New York, NY, USA, 1986.
  9. P. Andreani and H. Sjöland, “Noise optimization of an inductively degenerated CMOS low noise amplifier,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 9, pp. 835–841, 2001. View at Publisher · View at Google Scholar · View at Scopus
  10. R. A. Rutenbar, G. G. E. Gielen, and J. Roychowdhury, “Hierarchical modeling, optimization, and synthesis for system-level analog and RF designs,” Proceedings of the IEEE, vol. 95, no. 3, pp. 640–669, 2007. View at Publisher · View at Google Scholar · View at Scopus
  11. H. A. Haus, W. R. Atkinson, W. H. Fonger et al., “Representation of noise in linear twoports,” Proceedings of the IRE, vol. 48, no. 1, pp. 66–74, 1960. View at Publisher · View at Google Scholar
  12. D. K. Shaeffer and T. H. Lee, “A 1.5-V, 1.5-GHz CMOS low noise amplifier,” IEEE Journal of Solid-State Circuits, vol. 32, no. 5, pp. 745–759, 1997. View at Publisher · View at Google Scholar · View at Scopus
  13. J.-S. Goo, H.-T. Ahn, D. J. Ladwig, Z. Yu, T. H. Lee, and R. W. Dutton, “A noise optimization technique for integrated low-noise amplifiers,” IEEE Journal of Solid-State Circuits, vol. 37, no. 8, pp. 994–1002, 2002. View at Publisher · View at Google Scholar · View at Scopus
  14. T.-K. Nguyen, C.-H. Kim, G.-J. Ihm, M.-S. Yang, and S.-G. Lee, “CMOS low-noise amplifier design optimization techniques,” IEEE Transactions on Microwave Theory and Techniques, vol. 52, no. 5, pp. 1433–1442, 2004. View at Publisher · View at Google Scholar · View at Scopus
  15. P. Vancorenland, C. De Ranter, M. Steyaert, and G. Gielen, “Optimal RF design using smart evolutionary algorithms,” in Proceedings of the 37th Design Automation Conference (DAC '00), pp. 7–10, June 2000. View at Scopus
  16. M. Chu and D. J. Allstot, “Elitist nondominated sorting genetic algorithm based RF IC optimizer,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 3, pp. 535–545, 2005. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  17. X. Xia, Y. Li, W. Ying, and L. Chen, “Automated design approach for analog circuit using genetic algorithm,” in Proceedings of the 7th International Conference on Computational Science (ICCS '07), Beijing, China, May 2007, Part IV, vol. 4490 of Lecture Notes in Computer Science, pp. 1124–1130, Springer, 2007. View at Google Scholar
  18. A. Somani, P. P. Chakrabarti, and A. Patra, “An evolutionary algorithm-based approach to automated design of analog and RF circuits using adaptive normalized cost functions,” IEEE Transactions on Evolutionary Computation, vol. 11, no. 3, pp. 336–353, 2007. View at Publisher · View at Google Scholar · View at Scopus
  19. S. Boyd, S.-J. Kim, L. Vandenberghe, and A. Hassibi, “A tutorial on geometric programming,” Optimization and Engineering, vol. 8, no. 1, pp. 67–127, 2007. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  20. M. D. Hershenson, S. P. Boyd, and T. H. Lee, “Optimal design of a CMOS op-amp via geometric programming,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, pp. 1–21, 2001. View at Google Scholar
  21. P. K. Meduri and S. K. Dhali, “A methodology for automatic transistor-level sizing of CMOS opamps,” in Proceedings of the 24th International Conference on VLSI Design (VLSI Design '11), pp. 100–105, IEEE, Chennai, India, January 2011. View at Publisher · View at Google Scholar
  22. M. D. M. Hershenson, A. Hajimiri, S. S. Mohan, S. P. Boyd, and T. H. Lee, “Design and optimization of LC oscillators,” in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers, pp. 65–69, IEEE, ACM, San Jose, Calif, USA, November 1999. View at Publisher · View at Google Scholar
  23. S. S. Mohan, M. D. M. Hershenson, S. P. Boyd, and T. H. Lee, “Simple accurate expressions for planar spiral inductances,” IEEE Journal of Solid-State Circuits, vol. 34, no. 10, pp. 1419–1420, 1999. View at Publisher · View at Google Scholar · View at Scopus
  24. B. Swahn and S. Hassoun, “Gate sizing: FinFETs vs 32nm bulk MOSFETs,” in Proceedings of the 43rd IEEE/ACM Design Automation Conference (DAC '06), pp. 528–531, 2006. View at Publisher · View at Google Scholar · View at Scopus
  25. K. Kasamsetty, M. Ketkar, and S. S. Sapatnekar, “A new class of convex functions for delay modeling and its application to the transistor sizing problem,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 7, pp. 779–788, 2000. View at Publisher · View at Google Scholar · View at Scopus
  26. W.-T. Cheung and N. Wong, “Optimized RF CMOS low noise amplifier design via geometric programming,” in Proceedings of the International Symposium on Intelligent Signal Processing and Communications (ISPACS '06), pp. 423–426, Yonago, Japan, December 2006. View at Publisher · View at Google Scholar
  27. X. Jin and D. H. K. Hoe, “Optimization of short channel CMOS LNAs by geometric programming,” in Proceedings of the IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS '12), pp. 9–12, IEEE, Boise, Idaho, USA, August 2012. View at Publisher · View at Google Scholar · View at Scopus
  28. F. M. Klaassen and J. Prins, “Thermal noise of MOS transistors,” Philips Research Reports, vol. 22, pp. 505–514, 1967. View at Google Scholar
  29. A. J. Scholten, R. van Langevelde, L. F. Tiemeijer, and D. B. M. Klaassen, “Compact modeling of noise in CMOS,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '06), pp. 711–716, San Jose, Calif , USA, September 2006. View at Publisher · View at Google Scholar · View at Scopus
  30. A. J. Scholten, L. F. Tiemeijer, R. van Langevelde, R. J. Havens, A. T. Zegers-van Duijnhoven, and V. C. Venezia, “Noise modeling for RF CMOS circuit simulation,” IEEE Transactions on Electron Devices, vol. 50, no. 3, pp. 618–632, 2003. View at Publisher · View at Google Scholar · View at Scopus
  31. M. J. Deen, C.-H. Chen, S. Asgaran, G. A. Rezvani, J. Tao, and Y. Kiyota, “High-frequency noise of modern MOSFETs: compact modeling and measurement issues,” IEEE Transactions on Electron Devices, vol. 53, no. 9, pp. 2062–2081, 2006. View at Publisher · View at Google Scholar · View at Scopus
  32. B. Razavi, R.-H. Yan, and K. F. Lee, “Impact of distributed gate resistance on the performance of MOS devices,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 41, no. 11, pp. 750–754, 1994. View at Publisher · View at Google Scholar · View at Scopus
  33. A. Litwin, “Overlooked interfacial silicide-polysilicon gate resistance in MOS transistors,” IEEE Transactions on Electron Devices, vol. 48, no. 9, pp. 2179–2181, 2001. View at Publisher · View at Google Scholar · View at Scopus
  34. V. M. Mahajan, P. R. Patalay, R. P. Jindal et al., “A physical understanding of RF noise in bulk nMOSFETs with channel lengths in the nanometer regime,” IEEE Transactions on Electron Devices, vol. 59, no. 1, pp. 197–205, 2012. View at Publisher · View at Google Scholar · View at Scopus
  35. J. C. J. Paasschens, A. J. Scholten, and R. van Langevelde, “Generalizations of the Klaassen-Prins equation for calculating the noise of semiconductor devices,” IEEE Transactions on Electron Devices, vol. 52, no. 11, pp. 2463–2472, 2005. View at Publisher · View at Google Scholar · View at Scopus
  36. K. Han, J. Gil, S.-S. Song et al., “Complete high-frequency thermal noise modeling of short-channel MOSFETs and design of 5.2-GHz low noise amplifier,” IEEE Journal of Solid-State Circuits, vol. 40, no. 3, pp. 726–734, 2005. View at Publisher · View at Google Scholar · View at Scopus
  37. K. Han, H. Shin, and K. Lee, “Analytical drain thermal noise current model valid for deep submicron MOSFETs,” IEEE Transactions on Electron Devices, vol. 51, no. 2, pp. 261–269, 2004. View at Publisher · View at Google Scholar · View at Scopus
  38. Y. Taur and T. H. Ning, Fundametals of Modern VLSI Devices, Cambridge University Press, Cambridge, UK, 2nd edition, 2009.
  39. W. Shockley, J. A. Copeland, and R. P. James, “The impedance field method of noise calculation in active semiconductor devices,” in Quantum Theory of Atoms, Molecules and Solid State, pp. 537–563, Academic Press, New York, NY, USA, 1966. View at Google Scholar
  40. B. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, “BSIM: berkeley short-channel IGFET model for MOS transistors,” IEEE Journal of Solid-State Circuits, vol. 22, no. 4, pp. 558–566, 1987. View at Google Scholar · View at Scopus
  41. Y. Tsividis, Operation and Modeling of the MOS Transistor, Oxford University Press, New York, NY, USA, 2nd edition, 2003.
  42. J. Jeon, J. D. Lee, B.-G. Park, and H. Shin, “An analytical channel thermal noise model for deep-submicron MOSFETs with short channel effects,” Solid-State Electronics, vol. 51, no. 7, pp. 1034–1038, 2007. View at Publisher · View at Google Scholar · View at Scopus
  43. J. Jeon, B.-G. Park, and H. Shin, “Investigation of thermal noise factor in nanoscale MOSFETs,” Journal of Semiconductor Technology and Science, vol. 10, no. 3, pp. 225–231, 2010. View at Publisher · View at Google Scholar · View at Scopus
  44. V. M. Mahajan, R. P. Jindal, H. Shichijo, S. Martin, F.-C. Hou, and D. Trombley, “Numerical investigation of excess RF channel noise in sub-100 nm MOSFETs,” in Proceedings of the 2nd International Workshop on Electron Devices and Semiconductor Technology (IEDST '09), pp. 1–4, Mumbai, India, June 2009. View at Publisher · View at Google Scholar · View at Scopus
  45. R. Navid and R. Dutton, “The physical phenomena responsible for excess noise in short-channel MOS devices,” in Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices (SISPAD '02), pp. 75–78, Kobe, Japan, 2002. View at Publisher · View at Google Scholar
  46. J. Jeon, J. Lee, J. Kim et al., “The first observation of shot noise characteristics in 10-nm scale MOSFETs,” in Proceedings of the Symposium on VLSI Technology, Technical Digest, pp. 48–49, Honolulu, Hawaii, USA, June 2009.
  47. X. Jin, Optimization of short channel RF CMOS low noise amplifiers by geometric programming [M.S. thesis], University of Texas, Tyler, Tex, USA, 2012.
  48. A. J. Scholten, L. F. Tiemeijer, R. van Langevelde et al., “Compact modelling of noise for RF CMOS circuit design,” IEE Proceedings—Circuits, Devices and Systems, vol. 151, no. 2, pp. 167–174, 2004. View at Publisher · View at Google Scholar
  49. W. Zhao and Y. Cao, “New generation of predictive technology model for sub-45 nm early design exploration,” IEEE Transactions on Electron Devices, vol. 53, no. 11, pp. 2816–2823, 2006. View at Publisher · View at Google Scholar · View at Scopus
  50. Predictive Technology Model website, http://ptm.asu.edu/.
  51. M. Grant and S. Boyd, “CVX: Matlab software for disciplined convex programming, version 1.21,” http://cvxr.com/cvx/.
  52. S. Dalmia, F. Ayazi, M. Swaminathan et al., “Design of inductors in organic substrates for 1–3 GHz wireless applications,” in Proceedings of the IEEE MTT-S International Microwave Symposium Digest, vol. 3, pp. 1405–1408, June 2002. View at Scopus
  53. K. K. Samanta and I. D. Robertson, “Advanced multilayer thick-film system-on-package technology for miniaturized and high performance CPW microwave passive components,” IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 1, no. 11, pp. 1695–1705, 2011. View at Publisher · View at Google Scholar · View at Scopus