Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits

Figure 1

Logic gate with gate level dynamic body biasing (a) and transient behavior for output falling (b) and rising (c) voltage.

(a)

(b)

(c)