(a)
(b)
(c)
Figure 1: Logic gate with gate level dynamic body biasing (a) and transient behavior for output falling (b) and rising (c) voltage.