Ultra-Low-Voltage Self-Body Biasing Scheme and Its Application to Basic Arithmetic Circuits

Figure 4

Layouts of FA for DTMOS (a), CMOS (b), and GLBB (c), respectively.

(a)

(b)

(c)