(a)
(b)
(c)
Figure 4: Layouts of FA for DTMOS (a), CMOS (b), and GLBB (c), respectively.