Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2016
/
Article
/
Fig 8
/
Research Article
A Novel Time Synchronization Method for Dynamic Reconfigurable Bus
Figure 8
Results under different clock frequency synchronization.
(a)
50 MHz clock frequency
(b)
100 MHz clock frequency