A Cache System Design for CMPs with Built-In Coherence Verification

Figure 17

Error coverage with fault injection interval of 10000 clock cycles.