Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2016
/
Article
/
Fig 3
/
Research Article
A Cache System Design for CMPs with Built-In Coherence Verification
Figure 3
Directory based protocol: read miss to a block.
