Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2016, Article ID 8787919, 12 pages
http://dx.doi.org/10.1155/2016/8787919
Research Article

FuMicro: A Fused Microarchitecture Design Integrating In-Order Superscalar and VLIW

1Institute of Microelectronics, Tsinghua University, Beijing 100084, China
2School of Software, Beijing Institute of Technology, Beijing 100081, China
3College of Information Engineering, Capital Normal University, Beijing 100048, China

Received 12 June 2016; Revised 4 October 2016; Accepted 19 October 2016

Academic Editor: Jose Carlos Monteiro

Copyright © 2016 Yumin Hou et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H.-P. Brueckner, M. Wielage, and H. Blume, “Intuitive and interactive movement sonification on a heterogeneous RISC/DSP platform,” in Proceedings of the 18th Annual International Conference on Auditory Display (ICAD '12), pp. 75–82, 2012.
  2. L. Codrescu, W. Anderson, S. Venkumanhanti et al., “Hexagon DSP: an architecture optimized for mobile multimedia and communications,” IEEE Micro, vol. 34, no. 2, pp. 34–43, 2014. View at Publisher · View at Google Scholar · View at Scopus
  3. TI. Multicore dsp+arm keystone ii system-on-chip (soc), 2013.
  4. Freescale, Frescale Official Website, 2014.
  5. TI, “Linux EZ Software Development Kit (EZSDK) for DaVinci(TM) DM814x and DM816x Video Processors,” 2014.
  6. R. Kumar, V. Zyuban, and D. M. Tullsen, “Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling,” in Proceedings of the 32nd International Symposium on Computer Architecture (ISCA '05), pp. 408–419, Madison, Wis, USA, June 2005. View at Publisher · View at Google Scholar · View at Scopus
  7. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, Elsevier, 2012.
  8. G. Steven, B. Christianson, R. Collins, R. Potter, and F. Steven, “A superscalar architecture to exploit instruction level parallelism,” Microprocessors and Microsystems, vol. 20, no. 7, pp. 391–400, 1997. View at Publisher · View at Google Scholar · View at Scopus
  9. J. E. Smith and A. R. Pleszkun, “Implementation of precise interrupts in pipelined processors,” in Proceedings of the 12th Annual International Symposium on Computer Architecture (ISCA '85 ), pp. 36–44, ACM, Boston, Mass, USA, 1985. View at Scopus
  10. A. Sodani, “Race to exascale: opportunities and challenges,” in Proceedings of the Keynote at the Annual IEEE/ACM 44th Annual International Symposium on Microarchitecture, Porto Alegre, Brazil, December 2011.
  11. N. Seshan and W. Sites, “High velociTI processing,” IEEE Signal Processing Magazine, vol. 15, no. 2, pp. 86–101, 1998. View at Publisher · View at Google Scholar · View at Scopus
  12. J. T. J. van Eijndhoven, F. W. Sijstermans, K. A. Vissers et al., “TriMedia CPU64 architecture,” in Proceedings of the International Conference on Computer Design (ICCD '99), pp. 586–592, IEEE, October 1999. View at Scopus
  13. T. Kumura, M. Ikekawa, M. Yoshida, and I. Kuroda, “VLIW DSP for mobile applications,” IEEE Signal Processing Magazine, vol. 19, no. 4, pp. 10–21, 2002. View at Publisher · View at Google Scholar · View at Scopus
  14. J. Eyre and J. Bier, “Evolution of DSP processors,” IEEE Signal Processing Magazine, vol. 17, no. 2, pp. 43–51, 2000. View at Publisher · View at Google Scholar · View at Scopus
  15. R. Hameed, W. Qadeer, M. Wachs et al., “Understanding sources of inefficiency in general-purpose chips,” ACM SIGARCH Computer Architecture News, vol. 38, no. 3, pp. 37–47, 2010. View at Publisher · View at Google Scholar
  16. S. Wong, S. Cotofana, and S. Vassiliadis, “Multimedia enhanced general-purpose processors,” in Proceedings of the IEEE International Conference on Multimedia and Expo (ICME '00), vol. 3, pp. 1493–1496, IEEE, New York, NY, USA, August 2000. View at Scopus
  17. T.-J. Lin, C.-M. Chao, C.-H. Liu et al., “A unified processor architecture for RISC & VLIW DSP,” in Proceedings of the 15th ACM Great Lakes Symposium on VLSI, pp. 50–55, ACM, 2005.
  18. Khubaib, M. A. Suleman, M. Hashemi, C. Wilkerson, and Y. N. Patt, “MorphCore: an energy-efficient microarchitecture for high performance ILP and high throughput TLP,” in Proceedings of the IEEE/ACM 45th International Symposium on Microarchitecture (MICRO '12), pp. 305–316, December 2012. View at Publisher · View at Google Scholar · View at Scopus
  19. C. Villavieja, J. A. Joao, R. Miftakhutdinov, and Y. N. Patt, Yoga: A hybrid dynamic VLIW/OoO processor, 2014.
  20. C. Fallin, C. Wilkerson, and O. Mutlu, “The heterogeneous block architecture,” in Proceedings of the 32nd IEEE International Conference on Computer Design (ICCD '14), pp. 386–393, Seoul, South Korea, October 2014. View at Publisher · View at Google Scholar · View at Scopus
  21. S. Cotofana and S. Vassiliadis, “On the design complexity of the issue logic of superscalar machines,” in Proceedings of the 24th Euromicro Conference, pp. 277–284, 1998.
  22. P. Greenhalgh, Big. LITTLE processing with ARM Cortex-A15 & Cortex-A7, September 2011.
  23. J. E. Smith, “A study of branch prediction strategies,” in Proceedings of the 8th Annual Symposium on Computer Architecture (ISCA '81), vol. 29, pp. 135–148, May 1981.
  24. N. Binkert, B. Beckmann, G. Black et al., “The gem5 simulator,” ACM SIGARCH Computer Architecture News, vol. 39, no. 2, pp. 1–7, 2011. View at Publisher · View at Google Scholar
  25. gem5 official website, http://www.gem5.org.
  26. R. P. Weicker, “Dhrystone: a synthetic systems programming benchmark,” Communications of the ACM, vol. 27, no. 10, pp. 1013–1030, 1984. View at Publisher · View at Google Scholar · View at Scopus
  27. V. Živojinović, J. M. Velarde, C. Schläger, and H. Meyr, “Dspstone: a dsp-oriented benchmarking methodology,” in Proceedings of the International Conference on Signal Processing Applications and Technology, pp. 715–720, 1994.
  28. J. A. Poovey, T. M. Conte, M. Levy, and S. Gal-On, “A benchmark characterization of the EEMBC benchmark suite,” IEEE Micro, vol. 29, no. 5, pp. 18–29, 2009. View at Publisher · View at Google Scholar · View at Scopus
  29. T. Y. Chung and Y. N. Oh, MPEG2 moving picture encoding/decoding system: US, US6310962, 2001.
  30. Z. Shen, H. He, X. Yang, D. Jia, and Y. Sun, “Architecture design of a variable length instruction Set VLIW DSP,” Tsinghua Science and Technology, vol. 14, no. 5, pp. 561–569, 2009. View at Publisher · View at Google Scholar · View at Scopus