Table of Contents Author Guidelines Submit a Manuscript
VLSI Design
Volume 2018 (2018), Article ID 6153274, 13 pages
https://doi.org/10.1155/2018/6153274
Research Article

First Steps in Creating Online Testable Reversible Sequential Circuits

1Department of Computer Science and Engineering, East West University, Aftabnagar, Dhaka 1212, Bangladesh
2Department of Mathematics and Computer Science, University of Lethbridge, Lethbridge, AB, Canada T1K 3M4

Correspondence should be addressed to Jacqueline E. Rice

Received 2 May 2017; Accepted 6 December 2017; Published 14 January 2018

Academic Editor: Marcelo Lubaszewski

Copyright © 2018 Mozammel H. A. Khan and Jacqueline E. Rice. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. G. E. Moore, “Cramming more components onto integrated circuits,” Electronics, vol. 38, p. 8, 1965. View at Google Scholar
  2. E. P. DeBenedictis, “The Boolean logic tax,” Computer, vol. 49, no. 4, Article ID 7452299, pp. 79–82, 2016. View at Publisher · View at Google Scholar · View at Scopus
  3. R. Landauer, “Irreversibility and heat generation in the computing process,” IBM Journal of Research and Development, vol. 44, pp. 183–191, 2000. View at Publisher · View at Google Scholar · View at MathSciNet
  4. C. H. Bennett, “Logical reversibility of computation,” IBM Journal of Research and Development, vol. 17, no. 6, pp. 525–532, 1973. View at Publisher · View at Google Scholar · View at Scopus
  5. A. DeVos and Y. V. Rentergem, “Power consumption in reversible logic addressed by a ramp voltage,” in Proc. 15th Int. Workshop Power Timing Model., Optim. Simul, ser. LNCS 3728, pp. 207–216, 2005. View at Google Scholar
  6. J. Ren and V. K. Semenov, “Progress with physically and logically reversible superconducting digital circuits,” IEEE Transactions on Applied Superconductivity, vol. 21, no. 3, pp. 780–786, 2011. View at Publisher · View at Google Scholar · View at Scopus
  7. J. Ren, V. K. Semenov, Y. A. Polyakov, D. V. Averin, and J.-S. Tsai, “Progress towards reversible computing with nsquid arrays,” IEEE Transactions on Applied Superconductivity, vol. 19, no. 3, pp. 961–967, 2009. View at Publisher · View at Google Scholar · View at Scopus
  8. N. Kostinski, M. P. Fok, and P. R. Prucnal, “Experimental demonstration of an all-optical fiber-based Fredkin gate,” Optics Expresss, vol. 34, no. 18, pp. 2766–2768, 2009. View at Publisher · View at Google Scholar · View at Scopus
  9. C. Taraphdar, T. Chattopadhyay, and J. N. Roy, “Mach-Zehnder interferometer-based all-optical reversible logic gate,” Optics & Laser Technology, vol. 42, no. 2, pp. 249–259, 2010. View at Publisher · View at Google Scholar · View at Scopus
  10. X. Ma, J. Huang, C. Metra, and F. Lombardi, “Reversible gates and testability of one dimensional arrays of molecular QCA,” Journal of Electronic Testing, vol. 24, no. 1-3, pp. 1244-1245, 2008. View at Google Scholar
  11. X. Ma, J. Huang, C. Metra, and F. Lombardi, “Detecting multiple faults in one-dimensional arrays of reversible QCA gates,” Journal of Electronic Testing, vol. 25, no. 1, pp. 39–54, 2009. View at Publisher · View at Google Scholar · View at Scopus
  12. S. Bandyopadhyay, “Nanoelectric implementation of reversible and quantum logic,” Supperlattices Microstruct, vol. 23, no. 3-4, pp. 445–464, 1998. View at Google Scholar
  13. M. A. Nielsen and I. L. Chuang, Quantum Computation and Quantum Information, Cambridge University Press, Cambridge, UK, 1st edition, 2000. View at MathSciNet
  14. V. V. Shende, A. K. Prasad, I. L. Markov, and J. P. Hayes, “Synthesis of reversible logic circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 6, pp. 710–722, 2003. View at Publisher · View at Google Scholar · View at Scopus
  15. D. Maslov and G. W. Dueck, “Reversible cascades with minimal garbage,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 11, pp. 1497–1509, 2004. View at Publisher · View at Google Scholar · View at Scopus
  16. K. N. Patel, J. P. Hayes, and I. L. Markov, “Fault testing for reversible circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 8, pp. 410–416, 2004. View at Google Scholar
  17. D. P. Vasudevan, P. K. Lala, J. Di, and J. P. Parkerson, “Reversible-logic design with online testability,” IEEE Transactions on Instrumentation and Measurement, vol. 55, no. 2, pp. 406–414, 2006. View at Publisher · View at Google Scholar · View at Scopus
  18. V. V. Shende, S. S. Bullock, and I. L. Markov, “Synthesis of quantum-logic circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 6, pp. 1000–1010, 2006. View at Publisher · View at Google Scholar · View at Scopus
  19. P. Gupta, A. Agarwal, and N. K. Jha, “An algorithm for synthesis of reversible logic circuits,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 11, pp. 2317–2330, 2006. View at Google Scholar
  20. A. K. Prasad, V. V. Shende, I. L. Markov, J. P. Hayes, and K. N. Patel, “Data structures and algorithms for simplifying reversible circuits,” ACM Journal on Emerging Technologies in Computing Systems, vol. 2, no. 4, pp. 277–293, 2006. View at Publisher · View at Google Scholar · View at Scopus
  21. D. Maslov, G. W. Dueck, D. M. Miller, and C. Negrevergne, “Quantum circuit simplification and level compaction,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27, no. 3, pp. 436–444, 2008. View at Publisher · View at Google Scholar · View at Scopus
  22. D. Große, R. Wille, G. W. Dueck, and R. Drechsler, “Exact multiple-control Toffoli network synthesis with SAT techniques,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 28, no. 5, pp. 703–715, 2009. View at Publisher · View at Google Scholar · View at Scopus
  23. S. N. Mahammad and K. Veezhinathan, “Constructing online testable circuits using reversible logic,” IEEE Transactions on Instrumentation and Measurement, vol. 59, no. 1, pp. 101–109, 2010. View at Publisher · View at Google Scholar · View at Scopus
  24. T. Toffoli, “Reversible computing,” MIT Lab. Comput. Sci, Cambridge, MA, USA, 1980. View at Google Scholar
  25. H. Thapliyal, N. Ranganathan, and S. Kotiyal, “Design of testable reversible sequential circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 21, no. 7, pp. 1201–1209, 2013. View at Publisher · View at Google Scholar · View at Scopus
  26. M. H. A. Khan, “Design of reversible synchronous sequential circuits using pseudo Reed-Muller expressions,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 11, pp. 2278–2286, 2014. View at Publisher · View at Google Scholar · View at Scopus
  27. A. Barenco, C. H. Bennett, R. Cleve et al., “Elementary gates for quantum computation,” Physical Review A: Atomic, Molecular and Optical Physics, vol. 52, no. 5, pp. 3457–3467, 1995. View at Publisher · View at Google Scholar · View at Scopus
  28. J. A. Smolin and D. P. DiVincenzo, “Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate,” Physical Review A: Atomic, Molecular and Optical Physics, vol. 53, no. 4, pp. 2855-2856, 1996. View at Publisher · View at Google Scholar · View at Scopus
  29. D. M. Miller, R. Wille, and Z. Sasanian, “Elementary quantum gate realizations for multiple-control Toffoli gates,” in Proceedings of the 41st IEEE International Symposium on Multiple-Valued Logic (ISMVL '11), pp. 288–293, Finland, May 2011. View at Publisher · View at Google Scholar · View at Scopus
  30. J.-L. Chen, X.-Y. Zhang, L.-L. Wang, X.-Y. Wei, and W.-Q. Zhao, “Extended Toffoli gate implementation with photons,” in Proceedings of the 2008 9th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT '08), pp. 575–578, China, October 2008. View at Publisher · View at Google Scholar · View at Scopus
  31. T. Sasao, “Logic Synthesis and Optimization,” in ch. AND-EXOR Expressions and Their Optimization, pp. 287–312, Kluwer, Norwell, MA, USA, 1993. View at Google Scholar
  32. N. M. Nayeem and J. E. Rice, “Improved ESOP-based synthesis of reversible logic,” in Reed-Muller Workshop, May 2011. View at Google Scholar
  33. J. E. Rice, “An overview of fault models and testing approaches for reversible logic,” in Proceedings of the 14th IEEE Pacific Rim Conference on Communications, Computers, and Signal Processing (PACRIM '13), pp. 125–130, Victoria, Canada, August 2013. View at Publisher · View at Google Scholar · View at Scopus
  34. J. Zhong and J. C. Muzio, “Analyzing fault models for reversible logic circuits,” in Proceedings of the 2006 IEEE Congress on Evolutionary Computation (CEC '06), pp. 2422–2427, Vancouver, BC, Canada, 2006.
  35. I. Polian, J. P. Hayes, T. Fiehn, and B. Becker, “A family of logical fault models for reversible circuits,” in Proceedings of the 14th Asian Test Symposium (ATS '05), pp. 422–427, Kolkata, India, December 2005. View at Publisher · View at Google Scholar · View at Scopus
  36. J. E. Rice, “A new look at reversible memory elements,” in Proceedings of the 2006 IEEE International Symposium on Circuits and Systems (ISCAS '06), pp. 243–246, May 2006.
  37. S. K. S. Hari, S. Shroff, S. N. Mahammad, and V. Kamakoti, “Efficient building blocks for reversible sequential circuit design,” in Proceedings of the 2006 49th Midwest Symposium on Circuits and Systems (MWSCAS '06), pp. 437–441, IEEE, Puerto Rico, August 2006. View at Publisher · View at Google Scholar · View at Scopus
  38. H. Thapliyal and A. P. Vinod, “Design of reversible sequential elements with feasibility of transistor implementation,” in Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 625–628, USA, May 2007. View at Scopus
  39. M.-L. Chuang and C.-Y. Wang, “Synthesis of reversible sequential elements,” ACM Journal on Emerging Technologies in Computing Systems, vol. 3, no. 3, pp. 1–19, 2008. View at Publisher · View at Google Scholar · View at Scopus
  40. H. Thapliyal and N. Ranganathan, “Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs,” ACM Journal on Emerging Technologies in Computing Systems, vol. 6, no. 4, pp. 14:1–14:35, 2008. View at Publisher · View at Google Scholar · View at Scopus
  41. M. Haghparast and M. S. Gharajeh, “Design of a nanometric reversible 4-bit binary counter with parallel load,” Australian Journal of Basic and Applied Sciences, vol. 5, no. 7, pp. 63–71, 2011. View at Google Scholar · View at Scopus
  42. M. H. A. Khan and M. Perkowski, “Synthesis of reversible synchronous counters,” in Proceedings of the 41st IEEE International Symposium on Multiple-Valued Logic (ISMVL '11), pp. 242–247, Finland, May 2011. View at Publisher · View at Google Scholar · View at Scopus
  43. M. H. A. Khan and J. E. Rice, “Improved synthesis of reversible sequential circuits,” in Proceedings of the 2016 IEEE International Symposium on Circuits and Systems (ISCAS '16), pp. 2302–2305, Canada, May 2016. View at Publisher · View at Google Scholar · View at Scopus
  44. N. M. Nayeem and J. E. Rice, “Online fault detection in reversible logic,” in Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT '11), pp. 426–434, Vancouver, BC, Canada, October 2011. View at Publisher · View at Google Scholar · View at Scopus
  45. J. P. Hayes, I. Polian, and B. Becker, “Testing for missing-gate faults in reversible circuits,” in Proceedings of the 13th Asian Test Symposium (ATS '04), pp. 100–105, Washington, DC, USA, 2004. View at Publisher · View at Google Scholar
  46. D. K. Kole, H. Rahaman, D. K. Das, and B. B. Bhattacharya, “Synthesis of online testable reversible circuit,” in Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS '10), pp. 277–280, Austria, April 2010. View at Publisher · View at Google Scholar · View at Scopus
  47. M. A. Nashiry, G. G. Bhaskar, and J. E. Rice, “Online testing for three fault models in reversible circuits,” in Proceedings of the 45th IEEE International Symposium on Multiple-Valued Logic (ISMVL '15), pp. 8–13, Waterloo, Canada, May 2015. View at Publisher · View at Google Scholar · View at Scopus
  48. P. Fiser, Collection of Digital Design Benchmarks, 2017, https://ddd.fit.cvut.cz/prj/Benchmarks/.