Advances in Electronics

Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 19

Output resistance variation wrt temperature.