Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 2

Proposed RCPLAG Nand/Nor universal gate.