Advances in Electronics

Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 23

PDP variation with respect to voltage and transistor size.