Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 5

Output waveform for DFF @ RCPLAG universal Nand gate.