Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 6

Output waveform for DFF @ RCPLAG Nor universal gate.