Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 8

CPLAG Adder circuit implementation.