Advances in Electronics

Research Article

FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders

Figure 6

Capturing worst-case delay variations of 32-bit homogeneous and heterogeneous CSLAs for different input partitions. -axis: CSLA type; -axis: Delay in ns.