International Journal of Reconfigurable Computing

Research Article

Pipeline FFT Architectures Optimized for FPGAs

Figure 2

R4SDC butterfly element of stage t.
219140.fig.002