FPGA Interconnect Topologies Exploration

Figure 14

Area distribution between interconnect and logic blocks: Tree and Mesh cases.