A Coarse-Grained Reconfigurable Architecture with Compilation for High Performance

Figure 5

(a) A 2 × 2 PE array, (b) the routing region, (c) the DAG, (d) the mapping and routing solution, and (e) constraint model

(a)

(b)

(c)

(d)

(e)