Journals
Publish with us
Publishing partnerships
About us
Blog
International Journal of Reconfigurable Computing
Journal overview
For authors
For reviewers
For editors
Table of Contents
Special Issues
International Journal of Reconfigurable Computing
/
2017
/
Article
/
Fig 11
/
Research Article
FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis
Figure 11
High-level system schematic illustrating the fixed latency, parallel processing of the decoder cores.