FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Figure 12

HARQ system schematic for one node. Overall, the system simulation uses two nodes (BS and UE).