FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis

Figure 21

Pipeline timing diagram from the block processing perspective for (a) the version and (b) the version of the massively-parallel decoder architecture. Note that the ordering of blocks, and shown here, is not unique, owing to the independence of the blocks as shown earlier. Here, represents the number of columns of .