Research Article
Algorithm and Architecture Optimization for 2D Discrete Fourier Transforms with Simultaneous Edge Artifact Removal
Table 3
DRAM energy consumption baseline vs tile-hopping.
| |||||||||||||||||||||||||||||||||||||||||||||||||||
Energy per read (EPR). Column-wise memory access (CW). |
| |||||||||||||||||||||||||||||||||||||||||||||||||||
Energy per read (EPR). Column-wise memory access (CW). |