2-Layered Architecture of Vague Logic Based Multilevel Queue Scheduler

Figure 6

Schematic view of proposed system.