Table of Contents Author Guidelines Submit a Manuscript
Advances in Condensed Matter Physics
Volume 2011 (2011), Article ID 258731, 8 pages
http://dx.doi.org/10.1155/2011/258731
Research Article

From Coherent States in Adjacent Graphene Layers toward Low-Power Logic Circuits

Department of Electrical and Computer Engineering, Microelectronics Research Center, The University of Texas at Austin, 10100 Burnet Road, Building 160, Austin, TX, 78758, USA

Received 31 May 2010; Accepted 19 August 2010

Academic Editor: Emanuel Tutuc

Copyright © 2011 Leonard F. Register et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. C. Hu, D. Chou, P. Patel, and A. Bowonder, “Green transistor—a VDD scaling path for future low power ICs,” in International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA '08), pp. 14–15, April 2008. View at Publisher · View at Google Scholar · View at Scopus
  2. International Technology Roadmap for Semiconductors, http://www.itrs.net/.
  3. S. K. Banerjee, L. F. Register, E. Tutuc, D. Reddy, and A. H. MacDonald, “Bilayer pseudospin field-effect transistor (BiSFET): a proposed new logic device,” IEEE Electron Device Letters, vol. 30, no. 2, pp. 158–160, 2009. View at Publisher · View at Google Scholar · View at Scopus
  4. H. Min, R. Bistritzer, J.-J. Su, and A. H. MacDonald, “Room-temperature superfluidity in graphene bilayers,” Physical Review B, vol. 78, no. 12, Article ID 121401, 2008. View at Publisher · View at Google Scholar · View at Scopus
  5. P. Avouris, Z. Chen, and V. Perebeinos, “Carbon-based electronics,” Nature Nanotechnology, vol. 2, no. 10, pp. 605–615, 2007. View at Publisher · View at Google Scholar · View at PubMed · View at Scopus
  6. D. Reddy, L. F. Register, E. Tutuc, and S. K. Banerjee, “Bilayer pseudospin field-effect transistor: applications to Boolean logic,” IEEE Transactions on Electron Devices, vol. 57, no. 4, pp. 755–764, 2010. View at Publisher · View at Google Scholar
  7. D. Reddy, L. F. Register, E. Tutuc, G. D. Carpenter, A. H. MacDonald, and S. K. Banerjee, “Bilayer pseudospin field effect transistor for beyond CMOS logic,” INC6 Grenoble, France, May 2010.
  8. D. Basu, L. F. Register, D. Reddy, A. H. MacDonald, and S. K. Banerjee, “Tight-binding study of electron-hole pair condensation in graphene bilayers: gate control and system-parameter dependence,” Physical Review B, vol. 82, Article ID 075409, 9 pages, 2010. View at Publisher · View at Google Scholar
  9. T. Akeyoshi, K. Maezawa, and T. Mizutani, “Weighted sum threshold logic operation of MOBILE (monostable-bistable transition logic element) using resonant-tunneling transistors,” IEEE Electron Device Letters, vol. 14, no. 10, pp. 475–477, 1993. View at Publisher · View at Google Scholar · View at Scopus
  10. C. Pacha, P. Gloesekötter, K. Goser, U. Auer, W. Prost, and F.-J. Tegude, “Resonant tunneling transistors for threshold logic circuit applications,” in Proceedings of the 9th IEEE Great Lakes Symposium on VLSI, pp. 344–345, IEEE Computer Society Press, Ann Arbor, Mich, USA, 1999.