Table of Contents Author Guidelines Submit a Manuscript
Advances in Condensed Matter Physics
Volume 2015, Article ID 423791, 6 pages
http://dx.doi.org/10.1155/2015/423791
Research Article

Analysis of Low Dimensional Nanoscaled Inversion-Mode InGaAs MOSFETs for Next-Generation Electrical and Photonic Applications

1Jiangsu Key Laboratory of ASIC Design, Nantong University, Nantong 226019, China
2Laboratory of Advanced Material, Fudan University, Shanghai 200438, China

Received 21 October 2014; Accepted 17 December 2014

Academic Editor: Wen Lei

Copyright © 2015 C. H. Yu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. F. Zhu, H. Zhao, I. Ok et al., “A high performance In0.53Ga0.47 As metal-oxide-semiconductor field effect transistor with silicon interface passivation layer,” Applied Physics Letters, vol. 94, no. 1, Article ID 013511, 2009. View at Publisher · View at Google Scholar · View at Scopus
  2. Y. Xuan, P. D. Ye, and T. Shen, “Substrate engineering for high-performance surface-channel III-V metal-oxide-semiconductor field-effect transistors,” Applied Physics Letters, vol. 91, no. 23, Article ID 232107, 2007. View at Publisher · View at Google Scholar · View at Scopus
  3. H. Xia, Z.-Y. Lu, T.-X. Li et al., “Distinct photocurrent response of individual GaAs nanowires induced by n-type doping,” ACS Nano, vol. 6, no. 7, pp. 6005–6013, 2012. View at Publisher · View at Google Scholar · View at Scopus
  4. J. Miao, W. Hu, N. Guo et al., “Single InAs nanowire room-temperature near-infrared photodetectors,” ACS Nano, vol. 8, no. 4, pp. 3628–3635, 2014. View at Publisher · View at Google Scholar · View at Scopus
  5. J. Miao, W. Hu, and N. Guo, “High-responsivity graphene/InAs nanowire heterojunction near-infrared photodetectors with distinct photocurrent on/off ratios,” Small, 2014. View at Publisher · View at Google Scholar
  6. Z. Liu, T. Luo, B. Liang et al., “High-detectivity InAs nanowire photodetectors with spectral response from ultraviolet to near-infrared,” Nano Research, vol. 6, no. 11, pp. 775–783, 2013. View at Publisher · View at Google Scholar · View at Scopus
  7. N. Guo, W. Hu, L. Liao et al., “Anomalous and highly efficient InAs nanowire phototransistors based on majority carrier transport at room temperature,” Advanced Materials, vol. 26, no. 48, pp. 8203–8209, 2014. View at Publisher · View at Google Scholar
  8. H. Zeng, G. Duan, Y. Li, S. Yang, X. Xu, and W. Cai, “Blue luminescence of ZnO nanoparticles based on non-equilibrium processes: defect origins and emission controls,” Advanced Functional Materials, vol. 20, no. 4, pp. 561–572, 2010. View at Publisher · View at Google Scholar · View at Scopus
  9. H. Zeng, C. Zhi, Z. Zhang et al., “‘White graphenes’: boron nitride nanoribbons via boron nitride nanotube unwrapping,” Nano Letters, vol. 10, no. 12, pp. 5049–5055, 2010. View at Publisher · View at Google Scholar · View at Scopus
  10. Z. Liu, J. Xu, D. Chen, and G. Shen, “Flexible electronics based on inorganic nanowires,” Chemical Society Reviews, vol. 44, no. 1, pp. 161–192, 2015. View at Publisher · View at Google Scholar
  11. N. Taoka, M. Harada, Y. Yamashita, T. Yamamoto, N. Sugiyama, and S.-I. Takagi, “Effects of Si passivation on Ge metal-insulator-semiconductor interface properties and inversion-layer hole mobility,” Applied Physics Letters, vol. 92, no. 11, Article ID 113511, 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. J. Ivanco, T. Kubota, and H. Kobayashi, “Deoxidation of gallium arsenide surface via silicon overlayer: a study on the evolution of the interface state density,” Journal of Applied Physics, vol. 97, no. 7, Article ID 073712, 2005. View at Publisher · View at Google Scholar · View at Scopus
  13. Y. Xuan, Y. Q. Wu, H. C. Lin, T. Shen, and P. D. Ye, “Submicrometer inversion-type enhancement-mode InGaAs MOSFET with atomic-layer-deposited Al2O3 as gate dielectric,” IEEE Electron Device Letters, vol. 28, no. 11, pp. 935–938, 2007. View at Publisher · View at Google Scholar · View at Scopus
  14. C.-H. Yu, Q.-Z. Luo, X.-D. Luo, and P.-S. Liu, “Donor-like surface traps on two-dimensional electron gas and current collapse of AlGaN/GaN HEMTs,” The Scientific World Journal, vol. 2013, Article ID 931980, 6 pages, 2013. View at Publisher · View at Google Scholar · View at Scopus
  15. Y.-K. Choi, D. Ha, T.-J. King, and J. Bokor, “Investigation of gate-induced drain leakage (GIDL) current in thin body devices: single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs,” Japanese Journal of Applied Physics, vol. 42, no. 4, pp. 2073–2076, 2003. View at Publisher · View at Google Scholar · View at Scopus
  16. W. Hu, X. Chen, X. Zhou, Z. Quan, and L. Wei, “Quantum-mechanical effects and gate leakage current of nanoscale n-type FinFETs: a 2d simulation study,” Microelectronics Journal, vol. 37, no. 7, pp. 613–619, 2006. View at Publisher · View at Google Scholar · View at Scopus
  17. M. Si, J. J. Gu, X. Wang et al., “Effects of forming gas anneal on ultrathin InGaAs nanowire metal-oxide-semiconductor field-effect transistors,” Applied Physics Letters, vol. 102, no. 9, Article ID 093505, 2013. View at Publisher · View at Google Scholar · View at Scopus
  18. A. D. Franklin, M. Luisier, S.-J. Han et al., “Sub-10 nm carbon nanotube transistor,” Nano Letters, vol. 12, no. 2, pp. 758–762, 2012. View at Publisher · View at Google Scholar · View at Scopus
  19. S. H. Park, Y. Liu, N. Kharche et al., “Performance comparisons of III-V and strained-Si in planar FETs and nonplanar FinFETs at ultrashort gate length (12 nm),” IEEE Transactions on Electron Devices, vol. 59, no. 8, pp. 2107–2114, 2012. View at Publisher · View at Google Scholar · View at Scopus
  20. T. Yamada, Y. Nakajima, T. Hanajiri, and T. Sugano, “Suppression of drain-induced barrier lowering in silicon-on-insulator MOSFETs through source/drain engineering for low-operating-power system-on-chip applications,” IEEE Transactions on Electron Devices, vol. 60, no. 1, pp. 260–267, 2013. View at Publisher · View at Google Scholar · View at Scopus
  21. F. Xue, A. Jiang, H. Zhao et al., “Sub-50-nm MOSFETs with various barrier layer materials,” IEEE Electron Device Letters, vol. 33, no. 1, pp. 32–34, 2012. View at Publisher · View at Google Scholar
  22. S. Tewari, A. Biswas, and A. Mallik, “Impact of different barrier layers and indium content of the channel on the analog performance of InGaAs MOSFETs,” IEEE Transactions on Electron Devices, vol. 60, no. 5, pp. 1584–1589, 2013. View at Publisher · View at Google Scholar · View at Scopus