Table of Contents Author Guidelines Submit a Manuscript
Advances in Condensed Matter Physics
Volume 2015, Article ID 762498, 6 pages
http://dx.doi.org/10.1155/2015/762498
Research Article

Improving Breakdown Voltage for a Novel SOI LDMOS with a Lateral Variable Doping Profile on the Top Interface of the Buried Oxide Layer

1College of Communication Engineering, Chongqing University, Chongqing 400044, China
2National Laboratory of Analogue Integrated Circuits, No. 24 Research Institute of China Electronics Technology Group Corporation, Chongqing 400060, China

Received 13 January 2015; Revised 27 May 2015; Accepted 28 June 2015

Academic Editor: Wai Tung Ng

Copyright © 2015 Jingjing Jin et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. H. Tomita, H. Eguchi, S. Kijima et al., “Wide-voltage SOI-BiCDMOS technology for high-temperature automotive applications,” in Proceedings of the 23rd International Symposium on Power Semiconductor Devices and ICs (ISPSD '11), pp. 28–31, May 2011. View at Publisher · View at Google Scholar · View at Scopus
  2. B. Zhang, Z. Li, S. Hu, and X. Luo, “Field enhancement for dielectric layer of high-voltage devices on silicon on insulator,” IEEE Transactions on Electron Devices, vol. 56, no. 10, pp. 2327–2334, 2009. View at Publisher · View at Google Scholar · View at Scopus
  3. R. Stengl and U. Gosele, “Variation of lateral doping—a new concept to avoid high voltage breakdown of planar junctions,” in Proceedings of the International Electron Devices Meeting, pp. 154–157, 1995.
  4. T. M. L. Lai, J. K. O. Sin, M. Wang, V. M. C. Poon, and P. K. Ko, “Implemention of linear doping profiles for high voltage thin-film SOI devices,” in Proceedings of the 7th International Symposium on Power Semiconductor Devices and ICs (ISPSD '95), pp. 315–320, IEEE, Yokohama, Japan, May 1995. View at Publisher · View at Google Scholar
  5. A. K. Paul, Y. K. Leung, J. D. Plummer et al., “High voltage LDMOS transistors in sub-micron SOI films,” in Proceedings of the 8th International Symposium on Power Semiconductor Devices and ICs (ISPSD '96), pp. 89–92, Maui, Hawaii, USA, May 1996. View at Publisher · View at Google Scholar
  6. S. D. Zhang, J. K. O. Sin, T. M. L. Lai, and P. K. Ko, “Numerical modeling of linear doping profiles for high-voltage thin-film SOI devices,” IEEE Transactions on Electron Devices, vol. 46, no. 5, pp. 1036–1041, 1999. View at Publisher · View at Google Scholar · View at Scopus
  7. J. Roig, D. Flores, I. Cortés, S. Hidalgo, and J. Millán, “Thin film SOI and SOS LDMOS structures with linear doping profile and enlarged field plate,” in Proceedings of the 24th International Conference on Microelectronics (MIEL '04), vol. 1, pp. 141–144, IEEE, May 2004. View at Publisher · View at Google Scholar · View at Scopus
  8. S. Yang, W. Tseng, and G. Sheu, “Dependence of breakdown voltage on drift length and linear doping gradients in SOI RESURF LDMOS devices,” in Proceedings of the 9th International Conference on Electronic Measurement & Instruments (ICEMI '09), pp. 4-594–4-597, IEEE, Beijing, China, August 2009. View at Publisher · View at Google Scholar
  9. L. J. Wu, W. T. Zhang, M. Qiao, B. Zhang, and Z. J. Li, “SOI SJ high voltage device with linear variable doping interface thin silicon layer,” Electronics Letters, vol. 48, no. 5, pp. 287–289, 2012. View at Publisher · View at Google Scholar · View at Scopus
  10. Z. Wang, X. Cheng, D. He et al., “Realization of 850 v breakdown voltage LDMOS on Simbond SOI,” Microelectronic Engineering, vol. 91, pp. 102–105, 2012. View at Publisher · View at Google Scholar · View at Scopus
  11. Y. Li, M. Qiao, Y. Jiang, X. Zhou, W. Xu, and B. Zhang, “Uniform and linear variable doping ultra-thin PSOI LDMOS with n-type buried layer,” Electronics Letters, vol. 49, no. 22, pp. 1407–1409, 2013. View at Publisher · View at Google Scholar · View at Scopus
  12. Y. S. Huang and B. J. Baliga, “Extension of resurf principle to dielectrically isolated power devices,” in Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs (ISPSD '91), pp. 27–30, April 1991. View at Scopus
  13. B. J. Baliga, “Power semiconductor device figure of merit for high-frequency applications,” IEEE Electron Device Letters, vol. 10, no. 10, pp. 455–457, 1989. View at Publisher · View at Google Scholar · View at Scopus