Novel Basic Block of Multilevel Inverter Using Reduced Number of On-State Switches and Cascaded Circuit Topology

Figure 2

Sequence of operation of all possible states of proposed multilevel inverter topology.