Advances in Electronics

Review Article

FinFETs: From Devices to Architectures

Figure 19

Schematic diagrams of NAND2 gates: (a) SG, (b) LP, and (c) MT [49].
365689.fig.0019a
(a)
365689.fig.0019b
(b)
365689.fig.0019c
(c)