Review Article

FinFETs: From Devices to Architectures

Figure 27

Schematic diagrams of FinFET SRAM bitcells: (a) PGFB, (b) PGFB-PUWG, (c) PGFB-SPU, and (d) RBB.
365689.fig.0027a
(a)
365689.fig.0027b
(b)
365689.fig.0027c
(c)
365689.fig.0027d
(d)