Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 10

Modified PFAL circuit implementation @ inverter.