Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 11

Output waveform for modified PFAL inverter gate.