Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 16

variation for DFF @RCPLAG Nand with respect to .