Reconfigurable CPLAG and Modified PFAL Adiabatic  Logic Circuits

<div>Avg. power dissipation for DFF @RCPLAG Nor gate with respect to <svg height="12.4067pt" id="M43" style="vertical-align:-3.408751pt" version="1.1" viewbox="-0.0498162 -8.99795 26.1298 12.4067" width="26.1298pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.0135,0,0,-0.0135,0,0)"><path d="M645 631C614 643 545 666 457 666C215 666 23 519 23 283C23 90 158 -16 337 -16C412 -16 489 2 522 10C543 39 590 127 606 167L580 181C519 89 459 18 348 18C201 18 122 136 122 287C122 464 244 632 435 632C544 632 602 595 608 472L639 475C643 526 645 581 645 631Z" id="g113-68"></path><glyph.data ascent="3473" descent="-2876" horiz-adv-x="668" vert-adv-y="668"></glyph.data></g><g transform="matrix(.0095,0,0,-0.0095,8.982,3.264)"><path d="M238 0V26C174 32 166 38 166 104V712C132 700 70 683 18 677V653C81 647 87 645 87 577V104C87 38 78 32 15 26V0H238Z" id="g190-109"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="253" vert-adv-y="253"></glyph.data></g><g transform="matrix(.0095,0,0,-0.0095,11.382,3.264)"><path d="M257 449C165 449 37 374 37 209C37 98 119 -12 256 -12C355 -12 473 65 473 226C473 349 381 449 257 449ZM244 416C333 416 380 320 380 204C380 67 329 21 267 21C184 21 130 115 130 241C130 354 184 416 244 416Z" id="g190-112"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="510" vert-adv-y="510"></glyph.data></g><g transform="matrix(.0095,0,0,-0.0095,16.266,3.264)"><path d="M433 39L423 65C413 59 399 54 387 54C370 54 352 69 352 114V299C352 352 342 392 307 422C285 440 255 449 225 449C168 437 102 399 75 379C56 365 44 353 44 339C44 315 69 296 87 296C101 296 111 303 116 319C124 349 133 371 145 385C156 397 171 404 190 404C241 404 275 364 275 291V274C253 256 180 229 120 209C65 190 39 159 39 110C39 47 88 -12 159 -12C189 -12 237 25 277 52C282 35 288 21 301 8C312 -3 333 -12 348 -12L433 39ZM275 84C256 65 221 48 195 48C164 48 124 73 124 124C124 161 146 180 185 198C206 208 254 229 275 240V84Z" id="g190-98"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="439" vert-adv-y="439"></glyph.data></g><g transform="matrix(.0095,0,0,-0.0095,20.429,3.264)"><path d="M517 51L485 54C448 58 441 63 441 115V712C404 700 337 684 285 678V653C357 648 362 645 362 580V437C339 446 309 449 295 449C159 449 38 340 38 201C38 61 143 -12 223 -12C234 -12 261 -6 301 17L362 53V-12C420 9 495 22 517 26V51ZM362 85C338 67 301 51 266 51C201 51 128 109 128 228C128 373 212 411 259 411C296 411 338 395 362 360V85Z" id="g190-101"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="528" vert-adv-y="528"></glyph.data></g></svg>.</div>

Advances in Electronics

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 21