FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders

Figure 2

8-bit homogeneous CSLA utilizing shared CBL (CSLA_CBL architecture).