Table of Contents
Advances in Electronics
Volume 2015, Article ID 713843, 13 pages
http://dx.doi.org/10.1155/2015/713843
Research Article

FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders

1Department of PG Studies in Engineering, S. A. Engineering College (Affiliated to Anna University), Poonamallee-Avadi Road, Veeraraghavapuram, Chennai, Tamil Nadu 600 077, India
2Department of Computer Science and Engineering, S. A. Engineering College (Affiliated to Anna University), Poonamallee-Avadi Road, Veeraraghavapuram, Chennai, Tamil Nadu 600 077, India

Received 30 September 2014; Revised 21 April 2015; Accepted 4 May 2015

Academic Editor: Gianluca Traversi

Copyright © 2015 V. Kokilavani et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. O. J. Bedrij, “Carry-select adder,” IRE Transactions on Electronic Computers, vol. 11, no. 3, pp. 340–346, 1962. View at Publisher · View at Google Scholar
  2. A. R. Omondi, Computer Arithmetic Systems: Algorithms, Architecture and Implementation, Prentice Hall, 1994.
  3. I. Koren, Computer Arithmetic Algorithms, A K Peeters/CRC Press, 2nd edition, 2001.
  4. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford University Press, New York, NY, USA, 2nd edition, 2010.
  5. T.-Y. Chang and M.-J. Hsiao, “Carry-select adder using single ripple-carry adder,” Electronics Letters, vol. 34, no. 22, pp. 2101–2103, 1998. View at Publisher · View at Google Scholar · View at Scopus
  6. Y. Kim and L.-S. Kim, “64-bit carry-select adder with reduced area,” Electronics Letters, vol. 37, no. 10, pp. 614–615, 2001. View at Publisher · View at Google Scholar · View at Scopus
  7. B. Ramkumar and H. M. Kittur, “Low-power and area-efficient carry select adder,” IEEE Transactions on VLSI Systems, vol. 20, no. 2, pp. 371–375, 2012. View at Publisher · View at Google Scholar · View at Scopus
  8. I.-C. Wey, C.-C. Ho, Y.-S. Lin, and C.-C. Peng, “An area-efficient carry select adder design by sharing the common boolean logic term,” in Proceedings of the International MultiConference of Engineers and Computer Scientists (IMECS '12), vol. 2, pp. 1091–1094, March 2012. View at Scopus
  9. P. Balasubramanian and N. E. Mastorakis, “High speed gate level synchronous full adder designs,” WSEAS Transactions on Circuits and Systems, vol. 8, no. 2, pp. 290–300, 2009. View at Google Scholar · View at Scopus
  10. W. Jeong and K. Roy, “Robust high-performance low-power carry select adder,” in Proceedings of the Asia and South Pacific Design Automation Conference, pp. 503–506, Kitakyushu, Japan, January 2003. View at Publisher · View at Google Scholar
  11. M. Alioto, G. Palumbo, and M. Poli, “A gate-level strategy to design carry select adders,” in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 2, pp. 465–468, IEEE, May 2004. View at Publisher · View at Google Scholar · View at Scopus
  12. M. Alioto, G. Palumbo, and M. Poli, “Optimized design of parallel carry-select adders,” Integration, the VLSI Journal, vol. 44, no. 1, pp. 62–74, 2011. View at Publisher · View at Google Scholar · View at Scopus
  13. A. Nève, H. Schettler, T. Ludwig, and D. Flandre, “Power-delay product minimization in high-performance 64-bit carry select adders,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 3, pp. 235–244, 2004. View at Publisher · View at Google Scholar · View at Scopus
  14. Y. He, C.-H. Chang, and J. Gu, “An area efficient 64-bit square root carry-select adder for low power applications,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '05), vol. 4, pp. 4082–4085, May 2005. View at Publisher · View at Google Scholar · View at Scopus
  15. B. K. Mohanty and S. K. Patel, “Area-delay-power efficient carry select adder,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 6, pp. 418–422, 2014. View at Publisher · View at Google Scholar
  16. J. Monteiro, J. L. Güntzel, and L. Agostini, “A1CSA: an energy-efficient fast adder architecture for cell-based VLSI design,” in Proceedings of the 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS '11), pp. 442–445, Beirut, Lebanon, December 2011. View at Publisher · View at Google Scholar · View at Scopus
  17. Y. Chen, H. Li, K. Roy, and C.-K. Koh, “Cascaded carry-select adder (C2SA): a new structure for low-power CSA design,” in Proceedings of the International Symposium on Low Power Electronics and Design, pp. 115–118, August 2005. View at Scopus
  18. Y. Wang, C. Pai, and X. Song, “The design of hybrid carry-lookahead/carry-select adders,” IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 49, no. 1, pp. 16–24, 2002. View at Publisher · View at Google Scholar · View at Scopus
  19. G. A. Ruiz and M. Granda, “An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit,” Microelectronics Journal, vol. 35, no. 12, pp. 939–944, 2004. View at Publisher · View at Google Scholar · View at Scopus
  20. H. G. Tamar, A. G. Tamar, K. Hadidi, A. Khoei, and P. Hoseini, “High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder,” in Proceedings of the 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS' 11), pp. 460–463, December 2011. View at Publisher · View at Google Scholar · View at Scopus
  21. V. Kokilavani, P. Balasubramanian, and H. R. Arabnia, “FPGA realization of hybrid carry select-cum-section-carry based carry lookahead adders,” in Proceedings of the 12th International Conference on Embedded Systems and Applications, pp. 81–85, 2014.
  22. R. Yousuf and Najeeb-ud-din, “Synthesis of carry select adder in 65nm FPGA,” in Proceedings of the IEEE Region 10 Conference (TENCON '08), pp. 1–6, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  23. U. Sajesh Kumar and K. K. Mohamed Salih, “Efficient carry select adder design for FPGA implementation,” Procedia Engineering, vol. 30, pp. 449–456, 2012. View at Google Scholar
  24. J.-G. Lee, J.-A. Lee, B.-S. Lee, and M. D. Ercegovac, “A design method for heterogeneous adders,” in Embedded Software and Systems, vol. 4523 of Lecture Notes in Computer Science, pp. 121–132, Springer, 2007. View at Google Scholar
  25. K. Preethi and P. Balasubramanian, “FPGA implementation of synchronous section-carry based carry look-ahead adders,” in Proceedings of the IEEE 2nd International Conference on Devices, Circuits and Systems (ICDCS '14), pp. 1–4, IEEE, Combiatore, India, March 2014. View at Publisher · View at Google Scholar
  26. P. Balasubramanian, D. A. Edwards, and W. B. Toms, “Self-timed section-carry based carry lookahead adders and the concept of alias logic,” Journal of Circuits, Systems and Computers, vol. 22, no. 4, Article ID 1350028, 2013. View at Publisher · View at Google Scholar · View at Scopus
  27. P. Balasubramanian, D. A. Edwards, and H. R. Arabnia, “Robust asynchronous carry lookahead adders,” in Proceedings of the 11th International Conference on Computer Design, pp. 119–124, 2011.
  28. Xilinx, http://www.xilinx.com.
  29. K. K. Parhi, “Low-energy CSMT carry generators and binary adders,” IEEE Transactions on VLSI Systems, vol. 7, no. 4, pp. 450–462, 1999. View at Publisher · View at Google Scholar · View at Scopus
  30. P. Balasubramanian, D. A. Edwards, and W. B. Toms, “Self-timed multi-operand addition,” International Journal of Circuits, Systems and Signal Processing, vol. 6, no. 1, pp. 1–11, 2012. View at Google Scholar · View at Scopus