Research Article

One Clock-Cycle Response 0.5  𝜇 m CMOS Dual-Mode Σ Δ DC-DC Bypass Boost Converter Stable over Wide 𝑅 E S R L C Variations

Figure 10

Die photograph and performance summary.
253508.fig.0010