Research Article
One Clock-Cycle Response 0.5 m CMOS Dual-Mode DC-DC Bypass Boost Converter Stable over Wide Variations
Figure 13
Measured effects of L on the transient performance of the proposed dual-mode bypass boost in response to 0.1–1 A load dumps, .