Research Article

One Clock-Cycle Response 0.5  𝜇 m CMOS Dual-Mode Σ Δ DC-DC Bypass Boost Converter Stable over Wide 𝑅 E S R L C Variations

Figure 5

Equivalent circuit of the proposed Σ Δ converter in the bypass mode.
253508.fig.005