Research Article

One Clock-Cycle Response 0.5  𝜇 m CMOS Dual-Mode Σ Δ DC-DC Bypass Boost Converter Stable over Wide 𝑅 E S R L C Variations

Figure 9

0.5 𝜇 m CMOS circuit embodiment of the proposed dual-mode Σ Δ bypass boost converter.
253508.fig.009