Abstract
In the last decade, an important shift has taken place in the design of hardware with the advent of
smaller and denser integrated circuit packages. Analysis techniques are required to ensure the proper
electrical functioning of this hardware. An efficient method is presented to model the parasitic
capacitance of VLSI (very large scale integration) interconnections. It is valid for conductors in a
stratified medium, which is considered to be a good approximation for the