MCML D-Latch Using Triple-Tail Cells: Analysis and Design

Figure 4

Linear half circuit (with low-to-high transition on CLK).