Additional High Input Low Output Impedance Analog Networks

Figure 1

(a) Symbol of DXCC-II with buffer, (b) CMOS implementation of DXCC-II with buffer [5].

(a)

(b)