Additional High Input Low Output Impedance Analog Networks

Figure 2

Topology extension by interchanging 𝑋 ports of a recent work [5].