Trigger Pulse Generator Using Proposed Buffered Delay Model and Its Application

Figure 14

Introduced delay distribution plot of the FinFET based proposed buffer delay circuit.