Bus Implementation Using New Low Power PFSCL Tristate Buffers

Figure 2

(a) Simulation test bench. (b) Bus operation by using sleep based tristate buffers. (c) Bus operation by using switch based tristate buffers.

(a)

(b)

(c)