Bus Implementation Using New Low Power PFSCL Tristate Buffers

Figure 5

Proposed PFSCL tristate buffer: (a) topology 2, (b) topology 3, and (c) topology 4.

(a)

(b)

(c)