Bus Implementation Using New Low Power PFSCL Tristate Buffers

Figure 6

Impact of parameter variations on (a) propagation delay, (b) output enable time, (c) power, and (d) power delay product at different design corners.

(a)

(b)

(c)

(d)