Table of Contents Author Guidelines Submit a Manuscript
Active and Passive Electronic Components
Volume 2016, Article ID 6068171, 8 pages
http://dx.doi.org/10.1155/2016/6068171
Research Article

Impact of Band Nonparabolicity on Threshold Voltage of Nanoscale SOI MOSFET

ORDIST, Grad. School of Sci. & Eng., Kansai University, 3-3-35 Yamate-cho, Suita, Osaka 564-8680, Japan

Received 24 September 2016; Revised 13 November 2016; Accepted 16 November 2016

Academic Editor: Mingxiang Wang

Copyright © 2016 Yasuhisa Omura. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. P. Colinge, Silicon-on-Insulator Technology: Materials to VLSI, Springer, New York, NY, USA, 3rd edition, 2004.
  2. J.-P. Colinge, Ed., FinFETs and Other Multi-Gate Transistors, Springer, New York, NY, USA, 2008.
  3. Y. Omura, S. Horiguchi, M. Tabe, and K. Kishi, “Quantum-mechanical effects on the threshold voltage of ultrathin-SOI nMOSFET's,” IEEE Electron Device Letters, vol. 14, no. 12, pp. 569–571, 1993. View at Publisher · View at Google Scholar · View at Scopus
  4. Y. Ishikawa, T. Ishihara, T. Tsuchiya, and M. Tabe, “XPS and I-V studies on quantum mechanical effects in ultrathin si layer of SOI structure,” in Proceedings of the Abstract Silicon Nanoelectronics Workshop, pp. 14–15, Kyoto, Japan, June 2001.
  5. Y. Tamara and Y. Omura, “Empirical quantitative modeling of threshold voltage of sub-50-nm double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistor,” Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, vol. 45, no. 4, pp. 3074–3078, 2006. View at Publisher · View at Google Scholar · View at Scopus
  6. H. Majima, H. Ishikuro, and T. Hiramoto, “Experimental evidence for quantum mechanical narrow channel effect in ultra-narrow MOSFET's,” IEEE Electron Device Letters, vol. 21, no. 8, pp. 396–398, 2000. View at Publisher · View at Google Scholar · View at Scopus
  7. T. Ernst, S. Cristoloveanu, G. Ghibaudo et al., “Ultimately thin double-gate SOI MOSFETs,” IEEE Transactions on Electron Devices, vol. 50, no. 3, pp. 830–838, 2003. View at Publisher · View at Google Scholar · View at Scopus
  8. K. Nehari, N. Cavassilas, J. L. Autran, M. Bescond, D. Munteanu, and M. Lannoo, “Influence of band structure on electron ballistic transport in silicon nanowire MOSFET's: an atomistic study,” Solid-State Electronics, vol. 50, no. 4, pp. 716–721, 2006. View at Publisher · View at Google Scholar · View at Scopus
  9. P. V. Sushko and A. L. Shluger, “Electronic structure of insulator-confined ultra-thin Si channels,” Microelectronic Engineering, vol. 84, no. 9-10, pp. 2043–2046, 2007. View at Publisher · View at Google Scholar · View at Scopus
  10. B. K. Ridley, Quantum Processes in Semiconductors, Clarendon, Oxford, UK, 2nd edition, 1988.
  11. Y. Omura, “Extension of analytical model for conduction band non-parabolicity to transport analysis of nano-scale metal-oxide-semiconductor field-effect transistor,” Journal of Applied Physics, vol. 105, no. 1, p. 014310, 2009. View at Google Scholar
  12. S. M. Sze and K. K. Ng, Physics of Semiconductor Devices, Wiley InterScience, 3rd edition, 2007.
  13. C. Jacoboni and L. Reggiani, “The Monte Carlo method for the solution of charge transport in semiconductors with applications to covalent materials,” Reviews of Modern Physics, vol. 55, no. 3, pp. 645–705, 1983. View at Publisher · View at Google Scholar · View at Scopus
  14. S. Jin, M. V. Fischetti, and T.-W. Tang, “Modeling of electron mobility in gated silicon nanowires at room temperature: surface roughness scattering, dielectric screening, and band nonparabolicity,” Journal of Applied Physics, vol. 102, no. 8, Article ID 083715, 2007. View at Publisher · View at Google Scholar · View at Scopus
  15. Y. Omura, T. Ishiyama, M. Shoji, and K. Izumi, “Quantum Mechanical Transport Characteristics in Ultimately Miniaturized MOSFETs/SIMOX,” in Proceedings of the 10th International Symposium on SOI Technology and Development, vol. PV96-3, pp. 199–205, Electrochemical Society, March 1996.
  16. Y. Omura, Soi Lubistors, chapter 10, IEEE/Wiley, 1st edition, 2013.
  17. R. Granzner, F. Schwierz, and V. M. Polyakov, “An analytical model for the threshold voltage shift caused by two-dimensional quantum confinement in undoped multiple-gate MOSFETs,” IEEE Transactions on Electron Devices, vol. 54, no. 9, pp. 2562–2565, 2007. View at Publisher · View at Google Scholar · View at Scopus
  18. Y. Omura and M. Nagase, “Low-temperature drain current characteristics in sub-10-nm-thick SOI nMOSFET's on SIMOX (separation by IMplanted OXygen) substrates,” Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, vol. 34, no. 2B, pp. 812–816, 1995. View at Publisher · View at Google Scholar · View at Scopus
  19. L. Pantisano, L. Trojman, J. Mitard et al., “Fundamentals and extraction of velocity saturation in Sub-100 nm (110)-Si and (100)-G,” in Proceedings of the Abstract International Symposium on VLSI Technology, Systems, and Applications, pp. 52–53, 2008.
  20. Y. Omura, “Modeling hole effective mass of Si modulated by external field,” in Proceedings of the 15th Silicon Nanoelectronics Workshop (SNW '10), pp. 65–66, Honolulu, Hawaii, USA, June 2010. View at Publisher · View at Google Scholar · View at Scopus